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[57] ABSTRACT
A digital second-order phase-locked loop is disclosed
in which a counter driven by a stable clock pulse
source is used to generate a reference waveform of the
same frequency as an incoming waveform, and to sam-
ple the incoming waveform at zero-crossover points of
the reference waveform. The samples are converted to
digital form and accumulated over M cycles, reversing
the sign of every second sample. After every M cycles,
the accumulated value of samples is hard limited to a
value SON = ±1 and multiplied by a value A, equal to
' a number n, of fractions of a cycle. The SON values
are accumulated to form a value 2 which is multiplied
by a value A2 equal to a number n2 of fractions of a
cycle, where n\ is greater than HZ. The product A-.. 2
4 is added to the product A, SON at the end of every
M cycles to form an error signal in digital form. That
error signal is used to advance or retard the counter
according to the sign of the sum by an amount equal
to the sum Ar SGN + A2 2, this continually synchro-
nizing the output waveform of the counter with the in-
coming waveform.
10 Claims, 3 Drawing Figures
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DIGITAL SECOND-ORDER PHASE-LOCKED LOOP
ORIGIN OF THE INVENTION
The invention described herein was made in the per-
formance of work under a NASA contract and is sub- 5
ject to the provisions of Section 305 of the National
Aeronautics and Space Act of 1958, Public Law
85-568 (72 Stat. 435; 42 USC 2457).
BACKGROUND OF THE INVENTION 10
This invention relates to a digital second-order
phase-locked loop.
In the design of a phase-locked loop for spacecraft
applications, the prime requirements are simplicity and
reliability. Digital circuits offer superior long term reli-
ability compared with analog circuits. Consequently,
the implementation of a digital phase-locked loop
would offer advantages. A simple implementation may
be achieved by making discrete corrections of a fixed
size to a locally generated signal according to the sign
of any phase error periodically detected between the
incoming signal and the locally generated signal.
'It has been determined recently that the relative
Doppler shift of a subcarrier, previously assumed to be
1 X ID"5 is, in fact, I X 10"". Because of this greater
Doppler shift, greater by an order of magnitude, such
a simple implementation would not be adequate be-
cause it provides only a first-order digital phase-locked
loop. The reason for this is that the Doppler shift of the .,„
subcarrier induces a static phase error in the receiver
timing that increases with increasing Doppler. A se-
cond-order digital phase-locked loop would have no
static phase error in the presence of a Doppler shift.
Consequently, it would be desirable to have a digital 35
second-order phase-locked loop which would not add
significantly to the complexity of a digital first-order
phase-locked loop.
SUMMARY OF THE INVENTION
20
25
40 ;
In a digital phase-locked loop, a counter driven by a
stable clock is employed to generate a reference wave-
form of the same frequency as an incoming waveform
to be tracked. The counter output is used to sample the
incoming waveform at each zero-crossover of the refer- 45
ence waveform. The samples are converted to digital
form and accumulated over M cycles, reversing the
sign of every other sample. The accumulated value of
samples is hard limited to a value SON equal to ±1
every M cycles of the reference waveform. Each value 50
SGN is continually accumulated to form a value I in
digital form. Once every M cycles of the reference
waveform, the current value SON is multiplied by a
value A, equal to a number nt of fractions of the refer-
ence waveform cycle to form the product A, SGN in 55
digital form, and the current value I is multiplied by
a value A2 equal to a number HI of fractions of a cycle
where n, is greater than n2, and the fractions are of
equal magnitude for both multipliers. Each product A2
in digital form is added to the product A, SGN pro-
duced at the same time to form an error signal A, SGN
-f Az I at the end of every M cycles. That error signal
is used during the next cycle of the reference wave-
form, i.e., during the first of the next M cycles, to ad-
vance or retard the counter according to the sign of the
sum by a number of fractions of the reference wave-
form equal to the absolute value of the error signal.
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The novel features that are considered characteristic
of this invention are set forth with particularity in the
appended claims. The invention will best be under-
stood from the following description when read in con-
nection with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 illustrates in a block diagram the concept of
an all digital second-order phase-locked loop in accor-
dance with the present invention.
FIG. 2 illustrates in a waveform diagram the manner
in which samples are taken of an incoming waveform
by the system of FIG. 1 at transition (zero-crossover
points) of a local reference waveform.
FIG. 3 illustrates a preferred embodiment of the in-
vention.
DESCRIPTION OF THE PREFERRED
EMBODIMENTS
The concept of the present invention will first be de-
scribed with reference to a block diagram shown in
FIG. 1. For simplicity, it is assumed that the incoming
waveform is a simple square wave, plus noise, although
it should be understood that the phase-locked loop is
suitable for sine waves and other cyclic waveforms. A
low pass filter 10 removes out-of-band noise prior to
sampling the incoming waveform in a sampling analog-
to-digital converter 11, and also removes high-
frequency signal components which comprise the tran-
sition of the square'wave between positive and negative
levels with respect to an intermediate reference level.
It is possible to determine the best filter bandwidth for
tracking, but generally other considerations of higher
priority, such as data demodulation, will dictate the
bandwidth of the filter. In practice, the filter is chosen
to be a six pole Bessel filter with a cut-off frequency
equal to 6.3 times the fundamental component of the
signal carrier. The input level to the ADC is set such
that, at the design threshold signal-to-noise ratio, limit-
ing occurs on the 3<r noise peaks, i.e., set equal to the
rms signal value plus three times the rms value of the
noise.
Tracking the incoming waveform is accomplished by
sampling at the estimated zero-crossover points as
shown in FIG. 2. These samples are accumulated in a
digital accumulator 12 for one data bit period of M in-
coming (subcarrier) waveform cycles. If the first sam-
ple of one cycle of the waveform is positive, the next
sample will be negative. Consequently, to accumulate
the samples and obtain a value proportional to the
error between the phase of the incoming waveform and
the reference, the sign of the second sample of each in-
coming waveform cycle is reversed. In other words, al-
ternate samples must be added and subtracted to allow
for the positive-going and negative-going zero-
crossovers of the incoming waveform. In addition, if bit
sync and data modulation are present, the modulation
must be accounted for in this accumulation in a manner
to be described more fully hereinafter. Otherwise, the
algebraic sign of the addition is controlled by the out-
put of the counter 19 which is used as the local subcar-
rier reference in the communication system of which
the phase-locked loop is a part. If this accumulation is
properly done, a correct value of the incoming wave-
form phase error is produced.
In general, the selected samples may be summed over
many cycles of the input waveform before any correc-
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tion is made in the timing of the selected samples in
order to improve signal-to-noise ratio. The number of
cycles largely determines the bandwidth of the loop.
For convenience, the number of cycles is selected to be
M, which is the number of incoming waveform cycles 5
per data bit. Therefore, 2M samples are accumulated
for each correction of the phase error.
At the end of the M cycles, determined by a counter
13 which divides the number of samples taken by 2M,
the sum of 2M samples is hard limited or quantized by 10
a circuit The to determine only the polarity of the
phase error, the circuit 14 thus quantizes the sum of the
2M samples to a value SON = ±1, depending on the
sign of the accumulated phase error. This can be easily
implemented by a circuit which.looks at only the sign 15
of the accumulated phase error after every 2M sam-
ples.
The output SON of the hard quantizing circuit 14 is
multiplied by a fixed value A, to obtain a partial first-
order error signal. That multiplication is indicated by 20
a functional block 15, but in practice the multiplication
is carried out by simply adding or subtracting the value
of the multiplier to the product A2 I sine SON = ±1,
as will be better understood from the following descrip-
tions. In addition, the output SON of the circuit 14 is 25
accumulated and multiplied by a fixed value A2. The
accumulation is carried out by a functional block 16
and the multiplication by the value A2 is carried out by
a functional block 17. In practice, the value A2 is set
equal to 1 so that the multiplier 17 can be omitted, but, 30
as will be described more fully hereinafter, the function
of the multiplier 17 could be carried out by "scaling"
the output of the accumulator 16 to the adder/subtrac-
ter 18. This second product is added to the first product
in an adder/subtracter 18 to provide a second-order 35
error signal. It is here at the digital inputs to the digital
adder that multiplication by A, can take place by the
expedient of scaling since A] is a fixed value.
The second-order error signal thus produced is ap-
plied to a timing clock counter 19 to advance or retard
the count of clock pulses from a source 20 according
to the sign of the second-order error signal. The
amount by which the counter is advanced, or retarded,
depends upon the magnitude of the second-order error
signal. This correction of the phase of the counter 19
occurs during the next reference waveform cycle after
2M samples have been accumulated, hard limited and
multiplied by A,.
Because the values A, and A2 are fixed, and because
the phase-locked loop examines only the polarity of
phase error through the hard limiter 14, the resulting
phase-locked loop has the advantage of being insensi- .
live to input gain. As will be explained more fully here-
inafter, all loop performance parameters, such as band-
width and damping ratio, are strictly functions of A^
Aj, M and the signal-to-noise ratio of the input signal!
This remains true as long as the signal plus noise level
is reasonably well scaled to the maximum input level
that the sampler can accommodate in its analog-to- „
digital converting function. At any input gain level, the
second-order phase-locked loop will function, although
in extreme cases, some loss in the signal-to-noise ratio
of the loop will result because of the upper and lower
limits to the analog-to-digital converting function of the
sampler 11. With a 4-bit analog-to-digital conversion at
nominal gain level of the input waveform, the increase
in noise variance in the phase-locked loop due to this
45
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high and low limit of the sampler 11 is less than 0.1 db.
From the foregoing, it is evident that implementation
of this digital second-order phase-locked loop is not
complex. The only major components required, besides
the sampling analog-to-digital converter (ADC), are
two digital accumulators and an adder/subtracter as
will be described more fully with reference to FIG. 3.
The ADC has a resolution of four binary bits and thus
quantizes each of the samples into sixteen levels 0000
through 0111 for positive samples and 1 1 1 1 through
1000 for negative samples in the 2's complement form.
In the exemplary embodiment shown in FIG. 3, the
accumulator 12 is comprised of a parallel register 21
which recirculates through a bank of gates 22 to a par-
allel adder/subtracter 23. In that manner the digital
output of the sampling analog-to-digital converter is ac-
cumulated every predetermined number of clock
pulses. Each conversion takes place in Va of a sample
period in response to system clock pulses.
Due to the action of the input lowpass filter, little
change in input voltage can occur during this conver-
sion period. Consequently, a sample-and-hold circuit is
not necessary; conversion may be accomplished by op-
erating on the filter output directly using a successive-
approximation algorithm to complete conversion in
four system clock periods. Each sample converted is
retained in digital form until the next sample period,
and then cleared by the next sample-control pulse de-
rived from the timing clock counter 19. This sample
control pulse is selected to occur every 32 system clock
pulses by the five least significant stages which gate the
next system clock pulse every time all are true. The sys-
tem clock frequency is selected to be 512 times the fre-
quency of the input waveform. Consequently, 16 sam-
ples are taken every cycle of the incoming waveform,
but only every eighth one is selected by a sample select
pulse via a bank of gates 24. This sample-select pulse
is produced by gating the next system clock pulse every
time the three least significant stages are true. All six-
teen samples are transmitted to bit sync and data de-
modulation channels.
To alternately control the function of the adder/sub-
tracter to first add and then subtract the second sample
of each cycle of the input waveform, the square wave
output of the counter 19 controls the adder/subtracter
via a half-adder 25. The second input to the half-adder
is a local bit sync reference signal via a mode control
gate 35 during the bit-sync mode of operation for the
system in which this carrier tracking loop is used. When
the half-adder output is high, the adder/subtracter adds
and when its output is low, the adder/subtracter sub-
tracts the output of the analog-to-digital converter to
the previous sum stored in the register 21. In that man-
ner, while the second input to the half-adder is zero, the
add-subtract control follows the output of the counter
19. After 2M samples have been accumulated, the
counter 13 produces a clear pulse through a gate 26
and an inverter 27.to inhibit the bank of gates 22, thus
clearing the accumulator and storing in the register 21
the first of the next 2M samples.
The sign bit of the register 21 is transmitted to an ad-
der/subtracter 28 in the accumulator 16 to cause a bi-
nary digit 1 to be added or subtracted to the sum stored
in a register 29. Since only a binary 1 is to be added or
subtracted according to the sign of the accumulated
2M samples in the register 21, the parallel adder/sub-
tracter 28 and parallel register 29 could be replaced by
3,777,272
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an up-down counter incremented or decremented by modulation may be effectively removed by half-adding
the pulse output of the gate 26 according to the sign of a local bit-sync reference (via the mode control gate 35
the accumulated 2M samples. However, a parallel ad- which is enabled only during the bit-sync mode of oper-
der/subtracter avoids ripple carry delays in the counter ation) with the output of the counter 19 to form the
with less logic gates than would be required to reduce s add-subtract control for the adder-subtracter 23 of the
ripple carry delays in an up-down counter. accumulator 12. That is accomplished by the half adder
In the implementation shown in FIG. 3, the counter 25 while its second input is cyclically switching be-
19 is assumed to have nine stages in order to divide the tween 0 and 1 over M cycles of the subcarrier refer-
frequency of the system clock by 512. In that manner, ence, namely the output of the counter 19. Bit-sync in
the output from the most significant stage of the timing 10 the incoming waveform is thus effectively accounted
counter 19 is a square wave signal of the same fre- for, assuming biphase modulation for bit-sync and data,
quency as the incoming signal. The system clock pulses The number of samples selected for each updating
are applied to the counter 19 through a gate 30 which cycle of the counter 19 is conveniently selected to be
is enabled when a delay counter 31 has counted down 2M to coincide with a bit-sync period of M cycles of the
to zero. 15, input waveform. A first-order tracking loop (not
To retard the output of the timing counter 19 (by shown) determines the difference in phase between bit-
some multiple of 1/512 of a cycle of the incoming sig- sync periods and the output of the counter 34. Periodi-
nal), the delay counter 31 is preset to the sum of A, cally, the counter 13 is updated (advanced or retarded)
SGN and A2 2 in response to the sign bit of the adder/- by the bit-sync tracking loop. This synchronizes the
subtracter 18 when the counter 19 recycles to zero, 20 output of the counter 13, with the data bit periods
thus causing the delay counter 31 to disable the gate 30 which follow after the bit-sync modulation of the in-
until the delay counter counts down to zero to enable coming waveform.
a gate 32. This occurs only once every M cycles under To account for data modulation of the incoming
control of the sample counter 13 via gates 33. Preset- waveform, the hard limiter 14 is implemented as a half
ting of the delay counter is, of course, controlled by the 25 adder 36 coupling the sign bit of the register 21 to the
sign of the sum of AI SON and A2 2. If that sign is posi- add-subtract control terminal of the adder/subtracter
live, the delay counter 31 is not preset. Instead, the tim- 28. The second input to that half adder is from the data
ing counter 19 is preset to that sum, thus advancing the demodulating channel. In that manner, the data bits are
timing output of the counter 19. If there is a phase er- demodulated from the sixteen samples taken of each
ror, this presetting will retard or advance the timing 30 incoming waveform sample for use in the system of
counter 19 every 2M samples, via the control gates 33, which this phase-locked loop is a part, and for use in
to bring the square wave output from the counter 19 accounting for data modulation in the operation of the
into time coincidence with the incoming waveform to phase-locked loop. At the end of every 2M samples, the
within 1/512 of a cycle of the incoming waveform. sign of the register 21 controls the addition or subtrac-
In this exemplary embodiment, the constants A, and 35 tion of a bit 1. For example, if the phase error is as
A2 are constrained to be multiples of 1/512 of a cycle shown in FIG. 2, the sign of the accumulated samples
of incoming waveform, and are selected to be 6/512 will be positive (represented by a bit 0), and a bit 1 is
and 1/512 of a cycle, respectively. added to the content of the register 29, assuming the
Consequently, the product AI SGN is formed by add- data is a bit 0. If the data is a bit 1, it means the incom-
ing a number «, equal to 6 in binary form to the prod- 40 ing waveform has been phase shifted 180°. Therefore,
uct A2 2 . Since Az is selected to be only one fraction the true carrier, or subcarrier, waveform is the inverted
(1/512) of the reference waveform cycled the multiplier form of the waveform shown and the true sign of the
17 is required to simply multiply the sum 2 from the accumulated samples is negative (represented by a bit
accumulator 16 by unity. Therefore, this multiplication 1). The half adder responds to the bit 1 data and causes
is carried out by merely transmitting the output of the the adder/subtracter to subtract a bit 1. Similarly if the
accumulator in binary form (2's complement) to the sign is negative and the data bit is 0, a bit 1 is sub-
adder/subtracter 18. There the total A! SGN + A2 2 is traded, but if the data bit is one, a bit 1 is added. A gate
formed as the product AI SGN is formed. If A2 were se- 37 forces the second input to the half adder 36 to be
lected to be some number of fractions of the input a bit 0 except during the presence of a data demodula-
waveform cycle equal to 2", where n is a whole integer tion mode control signal.
1, 2, —, the function of the multiplier 17 could be im- Although particular embodiments of the invention
plemented by simply scaling since A2 is a fixed quantity. have been described and illustrated herein, it is recog-
This digital second-order phase-locked loop operates nized that modifications and variations may readily
as follows. The counter 13 produces an output every occur to those skilled in the art and consequently it is
2M cycles of the incoming waveform. That output is intended that the claims be interpreted to cover such
then applied to the accumulator 16 to adjust the timing modifications and equivalents,
of the sampling analog-to-digital converter 11 via the What is claimed is:
timing counter 19. In that manner, the output of the 1. A digital second-order phase-locked loop con-
timing counter is updated by ± (A| SGN + A2 I) 2ir „ nected to receive an incoming waveform signal and
radians every 2M cycles of the incoming waveform. adapted to generate a phase synchronized reference
The samples containing carrier tracking information wave-form, said incoming waveform having two zero-
(two per local subcarrier reference developed at the crossover, points where it crosses over from a negative
output of the counter 19) are selected by the counter to a positive and back to a negative voltage level with
19 via gates 24 and the algebraic sign of the addition
 65 respect to a reference during each cycle, comprised of
is controlled by the output of the counter 19. While the a stable source of clock pulses,
communication system of which the tracking loop is a a counter connected to receive said clock pulses at
part is receiving a bit-sync modulated waveform, the an input thereof to generate at an output terminal
3,777,272
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said reference waveform at the same frequency as
said incoming waveform,
means responsive to said counter for sampling said
incoming waveform at times during the generation
of said reference waveform at effective zero- 5
crossover points thereof which correspond to said
transition points of said incoming signal, and which
would coincide with said transition points if said
reference waveform were precisely in phase with
said incoming waveform, 10
means for converting the voltage levels of said sam-
ples from analog-to-digital form,
means for periodically accumulating said voltage lev-
els of said samples as converted into digital form to
form a first sum, '^
means for hard limiting said first sum to a predeter-
mined quantity SON in digital form, retaining the
sign of the first sum,
means for multiplying said signal SGN by a fixed mul-
tiplier equal to less than a number of clock pulses
counted during one cycle of said reference wave-
form generated by said counter, where said multi-
plier is a whole integer,
means .for resetting said periodic accumulating
means after a predetermined number of cycles of
said reference waveform have been generated by
said counting means,
means responsive to said resetting means for continu-
ally accumulating said SGN signals by adding each
 3Q
SGN signal to previously accumulated sum of
SGN signals each time said periodic accumulating
means is reset,
means for multiplying the accumulated sum of
SGN signals by a fixed multiplier equal to less than 35
said fixed number by which said signal SGN is mul-
tiplied, where said fixed multiplier is a whole inte-
ger,
means responsive to said resetting means for adding
the product of said signal SGN and its multiplier to 40
the product of said accumulated sum and its
multiplier to obtain a phase error value and sign in
digital form,
means for periodically advancing said counter by an
amount equal to the value of said phase error when 45
said phase error sign is positive, and for retarding
said counter by an amount equal to the value of
said phase error when said phase error sign is nega-
tive.
2. The combination of claim 1 wherein the period of 50
said last named means is equal to the period of said ac-
cumulating means.
3. The combination of claim 2 wherein said period is
set by said resetting means.
4. A phase-locked loop for synchronizing a reference 55
waveform with an incoming waveform, where said ref-
erence waveform is of the same frequency as said in-
coming waveform, comprised of
a stable source of clock pulses,
a counter for counting said clock pulses to produce
said reference waveform,
means responsive to said counter for sampling said
incoming waveform at the transition points of said
reference waveform from one level to the other
each half cycle, said sampling means including ".'
means for converting each sample into digital form
with a sign,
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means for accumulating said samples over Efperiod of
M cycles of said reference waveform, said accumu-
lating means including means for reversing the sign
of every other sample accumulated, to produce a
phase error indicator signal in digital form with a
sign,
means connected to said sample accumulating means
for accumulating a digital signal representing a
fixed whole integer according to the sign of said
phase error indicator signal at the end of each pe-
riod of M cycles, thereby integrating said phase
error indicator signal,
means connected to said phase error indicator inte-
grating means for adding or subtracting to the ac-
cumulated sum of digital signals, at the end of each
period of M cycles, a digital signal representing a
fixed number greater than said fixed whole integer,
said number being a whole integer, the operation
of adding or subtracting being controlled by the
sign of said phase error indicator signal, thus pro-
ducing a composite first and second order phase
error indicator signal in digital form, and
means for updating said counter by an amount equal
to said composite phase error indicator signal at
the end of each period of M cycles by advancing or
retarding said counter according to the sign of said
composite phase error signal.
5. The combination of claim 4 wherein said fixed
whole integer is equal to one.
6. The combination of claim 5 wherein said phase
error indicator signal is equal to one.
7. The combination of claim 4, wherein said incom-
ing waveform is modulated by synchronizing bits which
alternate between one and zero every M cycles of said
incoming waveform, thereby shifting by 180° the phase
of alternate groups of M cycles of said incoming wave-
form, wherein said sampling means is responsive to said
counter for taking additional periodic samples during
each reference waveform cycle, and means for trans-
mitting to bit-sync demodulating means all samples for
use in a bit-sync tracking loop, and said accumulating
means accumulates said samples by arithmetically add-
ing or subtracting each sample under the combined
control of said reference waveform and a bit-sync sig-
nal as separate input signals through a two-input logic
network the output of which is at a given level only
when one or the other, but not both, of the input signals
is at a predetermined level, thus accounting for bit-sync
modulation in the accumulation of samples.
8. The combination of claim 7 wherein said bit-sync
signal is derived by a counter for counting M cycles of
said reference waveform generating counter during
which 2M samples of said incoming waveform are
taken, and said counter is updated by said bit-sync
tracking loop.
9. The combination of claim 8 including means for
gating said bit-sync signal off, whereby accounting for
bit-sync modulation of said incoming waveform can be
terminated.
10. The combination of claim 9 wherein said incom-
ing waveform is modulated by data bits which may be
ones and zeroes, thereby shifting the phase by 180° of
a group of M cycles of said incoming waveform for a
bit one relative to a bit zero, including means for trans-
mitting to data demodulating means all samples of said
input waveform, and wherein said sign of said phase
error indicator signal is transmitted to said means for
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integrating said phase error and to said means for pro-
ducing said composite first and second order phase
error indicator signal as separate input signals through .
a two-input logic network the output of which is at a
given level only when one or the other, but not both, 5
10
of the input signals is at a predetermined level, and the
second input to said logic network is a data signal from
said data demodulating means.
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